学术信息网 西电导航 关于 使用说明 搜索 系统首页 登录 控制面板 收藏 梁宇华的留言板
学术论文

1、Yuhua Liang, Ruixue Ding, Zhangming Zhu*. A 9.1ENOB 200MS/s Asynchronous SAR ADC With Hybrid Single-Ended/Differential DAC in 55-nm CMOS for Image Sensing Signals [J]. IEEE Sensors Journal, July. 2018,vol.18, no.17, pp: 7130-7140.

2、Zhangming Zhu*, Yuhua Liang. A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-μm CMOS for Medical Implant Devices [J]. IEEE Transactions on Circuits and Systems I, Sep. 2015,vol.62, no.9, pp: 2167-2176.

3、Yi Xie, Yuhua Liang, Maliang Liu, Shubin Liu, Zhangming Zhu*. A 10-Bit 5 MS/s VCO-SAR ADC in 0.18-μm CMOS [J]. IEEE Transactions on Circuits and Systems II, Jan. 2019, vol.66, no.1, pp: 26-30.

4、Yuhua Liang, Zhangming Zhu*, et al. Utilization of Negative Capacitance FETs to Boost Analog Circuit Performances," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, accepted.

5、Yuhua Liang, Xueqing Li, et al. Influence of Body Effect on Sample-and-Hold Circuit Design Using Negative Capacitance FET [J]. IEEE Transactions on Electron Device, Aug. 2018,vol.65, no.9, pp: 3909-3914.

6、Yuhua Liang, Xueqing Li, et al. Analysis of DIBL Effect and Negative Resistance Performance for NCFET Based on a Compact SPICE Model [J]. IEEE Transactions on Electron Device, Nov. 2018, vol.65, no.12, pp: 5525-5529.

7、Yuhua Liang, Zhangming Zhu*, Ruixue Ding. A 10-bit 300-MS/s asynchronous SAR ADC with strategy of optimizing settling time for capacitive DAC in 65nm CMOS [J]. Microelectronics Journal, Oct. 2015,vol.46, no.10, pp: 988-995.

8、Yuhua Liang, Zhangming Zhu*. A 10bit 20 kS/s 17.7 nW 9.1ENOB reference-insensitive SAR ADC in 0.18 um CMOS [J]. Microelectronics Journal, March. 2018,vol.73, pp: 24-29.

9、Yuhua Liang, Zhangming Zhu*, Ruixue Ding. SAR ADC architecture with 98.8 % reduction in switching energy over conventional scheme [J]. Analog Integrated Circuits and Signal Processing, Jul. 2015, vol. 84, no. 1, pp: 89-96.

10、Yuhua Liang, Zhangming Zhu*. Journal of Circuits Systems and Computers, Aug. 2015, vol. 24, no. 7.

11、Yuhua Liang, Zhangming Zhu*. An energy-efficient switching-scheme for low-power SAR ADC design [J]. Journal of Circuits Systems and Computers, Jan. 2018, vol. 27, no. 1.

12、Yuhua Liang, Zhangming Zhu*. Analysis and modeling of a SAR-VCO hybrid ADC architecture [J]. Journal of Circuits Systems and Computers, March. 2018, vol. 27, no. 3.

13、Yuhua Liang, Zhangming Zhu*, Ruixue Ding. Microelectronics Journal, Oct. 2015,vol.46, no.10, pp: 963-969.

14、Xueqing li, Sumitha George, Yuhua Liang, et al. Lowering Area Overheads for FeFET-Based Energy-Efficient Nonvolatile Flip-Flops [J]. IEEE Transactions on Electron Device, June. 2018, vol.65, no.6, pp: 2670-2674.

15、Yuhua Liang, Zhangming Zhu*. A 0.6V 31nW 25ppm/C MOSFET-only subthreshold voltage reference [J]. Microelectronics Journal, June. 2017,vol.66, pp: 25-30.

16、Yuhua Liang, Zhangming Zhu*, Ruixue Ding. Strategy for SAR ADC with 87.5% area saving and 99.4% switching energy reduction over conventional approach [J]. IEICE Electronics Express, Apr. 2015, vol. 12, no. 8, pp: 1-6.

17、Yuhua Liang, Zhangming Zhu*. A 42ppm/C 0.7V 47nW Low-complexity All-MOSFET sub-threshold voltage reference [J]. Journal of Circuits Systems and Computers, Nov. 2018, vol. 27, no. 7.